We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12249

4.1i CPLD - ABEL test vector timing simulation fails


Keywords: CPLD, ABEL, timing simulation, test vectors

Urgency: Standard

General Description:
The first test vector executes while the reset pulse is still initializing the user registers; therefore, the expected results from the first clock pulse are not correct.

This only happens for ABEL test vectors converted to a testbench, and only during timing simulation.


You can work around this by inserting a "dummy" vector as your first ABEL test vector.

This problem is fixed in the latest 4.1i Service Pack, available at:
The first service pack containing the fix is 4.1i Service Pack 1.

AR# 12249
Date Created 08/02/2001
Last Updated 08/05/2003
Status Archive
Type General Article