We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12290

3.1i CORE Generator - Dual-Port Block Memory simulation warning: "Design error: out of range memory select on pipelinea...."


Keywords: CORE Generator, COREGen, dual, port, block, memory, design error, out, range, pipelinea, Verilog, behavioral, simulation, XilinxCoreLib

Urgency: Standard

General Description:
When I simulate a design with CORE Generator Dual-Port Block Memory, the simulator reports the following message:

DP_V3_0.v, line 783: module BLKMEMDP_V3_0, instance
ao16f_fifo32x32_1rs_1w.uMEM.inst, Design Error: Out of range
memory select on pipelinea. [1] is selected, but only [0:0] is defined.


The problem is in Verilog behavioral model "blkmemdp_v3_2.v" and earlier versions of the "dp blk" memory. This problem will be fixed in
Dual-Port Block Memory v4_0, which is scheduled to be released in the E_IP1 update in late October, 2001.

If a fix for this is needed before the E_IP1 release, please contact Xilinx Technical Support at:
Please mention this Answer Record number (#12290) when you create your WebCase.
AR# 12290
Date Created 08/08/2001
Last Updated 08/23/2002
Status Archive
Type General Article