UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12368

4.1i Project Navigator - "Error: HDLParser:162" occurs when I synthesize a schematic source file

Description

Keywords: exit code: 0001, WebPACK, ISE, schematic, IDENTIFIER, XST, VHDL, EXEWRAP

Urgency: Standard

General Description:
When I synthesize an ECS schematic file, an error is reported in Synthesis. For example, if I use the XST-VHDL flow to synthesize a schematic named 34test.sch in Project Navigator, the following error is issued:

"Compiling VHDL file C:\test\34test.vhf in Library work.
Error: HDLParser:162 - C:\test\34test.vhf Line 11. Read symbol 34, expecting IDENTIFIER.
-->
EXEWRAP detected a return code of '1' from program 'C:/Xilinx/bin/nt/XST.exe'
Done: failed with exit code: 0001."

NOTE: The error message will differ depending upon the Synthesis flow used. For more information, please see (Xilinx Answer 12374), (Xilinx Answer 12375), and (Xilinx Answer 12376).

Solution

Project Navigator does not recognize source files with leading numeric characters. To avoid this error, please change the file name so that it begins with an alphabetical character (i.e., "test_34.sch"), and re-synthesize.

Project Navigator will also report this error if the schematic contains a VHDL keyword that has been assigned to a net name, I/O pad, or component.

A list of reserved VHDL words can be found in the XST Users Guide, which is located in the Software Manuals.
AR# 12368
Date Created 08/17/2001
Last Updated 08/11/2003
Status Archive
Type General Article