UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12383

4.1i Virtex-E Map - ERROR:Place:871 - Some of the slices in the carry chain containing the slice xxx have LOC constraints that make it impossible to place the chain legally.

Description

Keywords: timing, MAP, PAR, place, 871, slice, chain, legal

Urgency: Standard

General Description:
Timing-driven packing causes a Virtex-E design to fail with the following error:

"ERROR:Place:871 - Some of the slices in the carry chain containing the slice xxx have LOC constraints that make it impossible to place the chain legally. Please either fix or remove the constraints."

Solution

This error occurs because the packer is performing an unrelated merge that combines LOC'd registers and a part of a carry chain, which makes it impossible for the placer to successfully align the carry chain.

An environment variable exists that makes the packer more conservative regarding the packing of carry chains and other structures requiring alignment:

Workstations:
setenv XIL_MAP_PROTECTSHAPES 1

PCs:
set XIL_MAP_PROTECTSHAPES=1

The next major software release after 4.2i will contain a fix that addresses the issue of LOC'd registers being merged with carry chain components under the above-mentioned environment variable control.
AR# 12383
Date Created 08/21/2001
Last Updated 08/20/2003
Status Archive
Type General Article