We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12434

4.1i Virtex-II PAR - Problems routing Interleaver Core design in XC2V8000


Keywords: Interleaver, Core, XC2V8000, router, routing, unrouted

Urgency: Standard

General Description:
Interleaver Core designs have difficulty being routed in XC2V8000 parts, even for small test cases.

The difficulty is related to a problem during mapping involving the processing of RPM constraints.


This problem is fixed in the latest 4.1i Service Pack, available at:
The first service pack containing the fix is 4.1i Service Pack 1.

The design must be re-mapped after installing the service pack.
AR# 12434
Date Created 08/29/2001
Last Updated 08/20/2003
Status Archive
Type General Article