UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12546

4.1i XST - "ERROR:Xst:850 - "project_file.v", line xx: Unsupported While Statement"

Description

Keywords: While, loop, Verilog, XST, for, VHDL

Urgency: Standard

General Description:
When I use a "while" loop in Verilog, the following error is reported:

"ERROR:Xst:850 - "project_file.v", line xx: Unsupported While Statement."

Solution

Currently, "while" loops are not supported in Verilog. They will be supported in a future XST release.

Certain "while" loop constructs are supported for VHDL. This was first implemented in version 4.1i, Service Pack 3.
This service pack is available at: http://support.xilinx.com/support/techsup/sw_updates
AR# 12546
Date Created 09/12/2001
Last Updated 08/06/2003
Status Archive
Type General Article