We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 12552

4.1i UniSim - When I simulate a Block RAM with UniSim, PORT A does not function correctly


Keywords: ModelSim, MXE, Port, A, UniSim, VHDL, Block, RAM

Urgency: Standard

General Description:
When I simulate a Block RAM with UniSim in dual-port mode, the Block RAM PORT A does not function correctly.


This problem is fixed in the latest 4.1i Service Pack, available at:
The first service pack containing the fix is 4.1i Service Pack 1.
AR# 12552
Date 08/26/2003
Status Archive
Type ??????