We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12808

6.1i PrimeTime - Should equivalency checking replace simulation?


Keywords: PrimeTime, simulation, equivalency, 4.1i, 5.1i

Urgency: Standard

General Description:
Should equivalency checking replace simulation?



Equivalency checking augments functional simulation. For multi-million gate designs, equivalency checking is the only viable solution because simulation runs might take days or weeks to complete. In addition, coverage of the design with simulation is not complete. Equivalency checking provides 100% coverage with no test vectors in a fraction of the time.


For related PrimeTime information, please also see the following Answer Records:

(Xilinx Answer 12802) - "What is formal verification?"
(Xilinx Answer 12803) - "What types of users will be interested in the formal verification flow?"
(Xilinx Answer 12804) - "Does Xilinx support equivalence checking and model checking?"
(Xilinx Answer 12805) - "Does Xilinx support equivalency checking for RTL-to-RTL, RTL-to-Gate, or Gate-to-Gate?"
(Xilinx Answer 12806) - "Why does Xilinx support equivalency checking?"
(Xilinx Answer 12807) - "Does Xilinx plan to support model checking?"
(Xilinx Answer 12809) - "When should I use equivalency checking?"
(Xilinx Answer 12810) - "How will I benefit from using equivalency checking?"
(Xilinx Answer 12811) - "Can I use equivalency checking to re-target an FPGA to an ASIC? If so, how?"
(Xilinx Answer 12812) - "Which equivalency-checking tool vendors does Xilinx support?"
(Xilinx Answer 12813) - "What platforms does Xilinx support?"
(Xilinx Answer 12814) - "I am a current Formality/Conformal customer. Whom should I contact for support-related issues?"
(Xilinx Answer 12815) - "Are Application Notes regarding verification flow available?"
(Xilinx Answer 12816) - "What are the limitations of the verification flows?"
(Xilinx Answer 12817) - "Does the verification flow work with the Synopsys FCII, Synplicity Synplify, and Mentor LeonardoSpectrum synthesis tools?"
(Xilinx Answer 12818) - "Does the verification flow work with all languages?"
(Xilinx Answer 12820) - "Who supplies libraries?"
(Xilinx Answer 12821) - "What libraries does Xilinx provide?"
(Xilinx Answer 12822) - "How do I install the libraries that are referenced by Xilinx Application Note 411?"
(Xilinx Answer 12823) - "What Xilinx product families are supported?"
AR# 12808
Date Created 10/09/2001
Last Updated 03/27/2007
Status Archive
Type General Article