UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12888

4.1i Virtex-II MAP - Multiple RAM16X1D components are not packed into slices as 16x2 DPRAMs

Description

Keywords: RAM16X1D, DPRAM, combined, slice

Urgency: Standard

General Description:
A change in the 4.1i software release has caused RAM16X1D components to no longer be combined into slices, which results in less efficient slice utilization.

(The problem occurs because of a change wherein high fanout nets are no longer used as a basis for related merging. An exception needs to be made for RAM components.)

Solution

This problem is fixed in the latest 4.2i Service Pack, available at:
http://support.xilinx.com/support/techsup/sw_updates.
The first service pack containing the fix is 4.2i Service Pack 1.
AR# 12888
Date Created 10/19/2001
Last Updated 11/05/2003
Status Archive
Type General Article