We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12890

4.1i Virtex-II PAR - Placer crashes after clock logic placement if I/Os are partially LOC'd


Keywords: clock, placer, placement, crash, IOB, LOC

Urgency: Standard

General Description:
The placer crashes after clock logic placement.

The crash is related to the fact that the I/Os had I/O Standards and, only a subset of them were LOC'd.


This problem is fixed in the latest 4.1i Service Pack, available at:
The first service pack containing the fix is 4.1i Service Pack 2.

Meanwhile, a work-around is to LOC either all or none of the I/Os.
AR# 12890
Date Created 08/29/2007
Last Updated 10/23/2008
Status Archive
Type General Article