UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12913

4.1i CPLD XPLA3 - "ERROR: top_level_timesim.sdf(1101): Instance 'x' does not have a generic named 'thold_i_clk_negedge_posedge'."

Description

Keywords: 4.1i, WebPACK, CoolRunner, XPLA3, thold, negedge, posedge

Urgency: Hot

General Description:
A design that contains latches encounters these errors during timing simulation:

"ERROR: top_level_timesim.sdf(1101): Instance '/uut/u7_next_state_0_mc_reg' does not have a generic named 'thold_i_clk_posedge_posedge'.
# ERROR: top_level_timesim.sdf(1100): Instance '/uut/u7_next_state_0_mc_reg' does not have a generic named 'tsetup_i_clk_negedge_posedge'.
# ERROR: top_level_timesim.sdf(1099): Instance '/uut/u7_next_state_0_mc_reg' does not have a generic named 'tsetup_i_clk_posedge_posedge'."

Solution

This problem is fixed in the latest 4.1i Service Pack, available at:
http://support.xilinx.com/support/techsup/sw_updates
The first service pack containing the fix is 4.1i Service Pack 3.
AR# 12913
Date Created 10/17/2001
Last Updated 08/05/2003
Status Archive
Type General Article