UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 12986

8.2i Virtex-4 MAP/PAR - How can I enable additional clock region reporting features?

Description

I am interested in analyzing the clock region utilization of my Virtex-4 design. Are there any reporting features besides "reportgen -clock_regions" that can be used to do this? 

 

Beginning in 8.2i, both the global and secondary clock placers will print a summary of the clock region utilization for each clock domain and resources used in the clock region if there is a placement failure. It is also possible to have these reports printed by default by setting environment variables.

Solution

In 8.2i or later versions, set the following environment variables to turn on the clock region reports: 

 

Windows 

SET XIL_PAR_CLKDIST_RPT=1 (Global Clock) 

SET XIL_PAR_SECCLOCKREPORT_ON=1 (Regional Clock) 

 

Linux and Solaris 

setenv XIL_PAR_CLKDIST_RPT 1 (Global Clock) 

setenv XIL_PAR_SECCLOCKREPORT_ON 1 (Regional Clock) 

 

 

NOTE: When running MAP -timing, the clock region reports are printed only to the screen. The "tee" command can be used to capture this information to a file while still observing the progress of MAP: 

 

map -timing [options] design.ngd -o design.ncd | tee map.log

AR# 12986
Date Created 08/29/2007
Last Updated 05/14/2014
Status Archive
Type General Article