We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13158

3.6 FPGA Express - "Error: The I/O pad cells at port 'x' are configured incorrectly. (FPGA-PADMAP-6)"


Keywords: ISE, FPGA, Express, I/O, pad, cells, port, configured, incorrectly, FPGA, PADMAP, 6

Urgency: Standard

General Description:
When I run a design through ISE using an FPGA Express flow, the following error is reported:

"Error: The I/O pad cells at port '/top-optimized/s1_out' are configured incorrectly. (FPGA-PADMAP-6)"



Various facets of this problem are fixed in the 3.7 release of FPGA Express, available at:

(The first service pack containing this FPGA Express release is 4.2i Service Pack 2.)


Similar issues have been observed in FPGA Express version 3.7; these issues are currently under investigation.
AR# 13158
Date Created 11/12/2001
Last Updated 08/11/2003
Status Archive
Type General Article