UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13231

4.1i XST - "ERROR:NgdBuild:397 - Could not find NET 'led<0>' in design 'simon'. NET entry is 'net led<0> loc=G5;'"

Description

Keywords: CPLD, LOC, bus, constrain, XST

Urgency: Standard

General Description:
XST does not retain the bus order of output buses on CPLDs when using a bus indexing method of [0 to 3] instead of [3 to 0]. The following error is reported:

"ERROR:NgdBuild:397 - Could not find NET 'led<0>' in design 'simon'. NET entry is 'net led<0> loc=G5;'"

Solution

The only way to work around this problem is to index the bus in a [3 to 0] method.

The above problem has been fixed with the release of software version 5.1i.
AR# 13231
Date Created 11/20/2001
Last Updated 08/06/2003
Status Archive
Type General Article