UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13286

4.1i XST - XST generates incorrect logic when a loop variable, signal, and/or port all have the same name

Description

Keywords: HDL, loop, variable, name, port

Urgency: Standard

General Description:
XST generates incorrect logic when a loop variable, signal, and/or port all have the same name. (XST does not properly keep track of all the names.)

Solution

This problem is fixed in the latest 4.1i Service Pack, available at:
http://support.xilinx.com/support/techsup/sw_updates
The first service pack containing the fix is 4.1i Service Pack 3.
AR# 13286
Date Created 11/29/2001
Last Updated 08/06/2003
Status Archive
Type General Article