We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 13547

4.2i Simulation Models - Model Technology, Verilog NT wrappers for GT are incorrect


Keywords: MTI, Simulation, GT, Verilog, wrappers

Urgency: Standard

General Description:
The GT SWIFT simulation wrapper files in the $xilinx\verilog\smartmodel\nt\wrappers are incorrect. Several pins are missing, which leads to an error during simulation.


This problem is fixed in the latest 4.2i Service Pack, available at:
The first service pack containing the fix is 4.2i Service Pack 1.
AR# 13547
Date 08/25/2003
Status Archive
Type ??????