We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13599

5.1isp3 Timing Analyzer/TRCE - Invalid hold violations are reported, but no paths are listed in the error report


General Description:

When I run my design through PAR, the PAR report states that I have several constraints that were not meet. I then run a timing report, but no errors appear and nothing is highlighted in red. When I scroll through the report, I see several hold violations on multiple constraints. Why is this happening?


PAR and the timing process are reporting false hold violations.

This issue was fixed in the 5.2i software release. To see the actual failing paths, run the design through PAR using the 5.2i software.

AR# 13599
Date Created 08/29/2007
Last Updated 01/18/2010
Status Archive
Type General Article