We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13600

5.1i Timing - In the timing report, the pin names associated with GTs are truncated


General Description:

When I read the timing report for a design that contains GTs, the pin names associated with the GTs are truncated.


This issue will be fixed in the next major software release after 6.1i.

Meanwhile, to avoid this problem, limit the pin names to fewer than ten characters.

AR# 13600
Date Created 08/29/2007
Last Updated 01/18/2010
Status Archive
Type General Article