UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13628

4.1i Modular Design - A segmentation fault occurs in NGD2VER when using the -tf option during active implementation mode

Description

Keywords: TV, tf, -tf, test fixture, active, mode, phase, NGD2VER

Urgency: Standard

General Description:
During active module implementation, NGD2VER exits and reports a segmentation fault. This problem occurs when the "-tf" option is used.

For example:
ngd2ver -tf -w <design_top>.nga

The segmentation fault occurs in NGD2VER after "ngd2ver: Writing VERILOG test file...." is displayed.

Solution

This issue has been resolved in the 5.1i software release.

In the 4.x software, you can avoid the segmentation fault by not using the "-tf" option and creating a test fixture/testbench file manually.
AR# 13628
Date Created 01/17/2002
Last Updated 08/11/2003
Status Archive
Type General Article