We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13684

4.1i Virtex-II MAP - An RPM that worked in version 3.1i fails in version 4.1i


Keyword: RPM, macro, shift, F6, relative, position, offset, RLOC

Urgency: Standard

General Description:
My design contains an RPM macro with F5/F6 mux configurations; it fails in placement because MAP puts some of the logic in the incorrect slice location even though the logic was RLOC'd correctly. The following placement error is reported:

"ERROR:Place:1750 - Structured logic associated with an F6 configuration could not be placed. This logic requires a very specific relative placement. The relative placement required by the logic was impossible to resolve. The structured logic could not be placed in the relative placement form required. This is due to the fact that the component $1I46/$1I8/$1I48/$1I148/O is already contained in an rpm that will not allow the logic to be placed in the legal form."


This problem is due to a bug related to "macro normalization". This normalization occurs when a macro is constructed with something other than the X0Y0 slice used as the lower leftmost logic. (The problem is not limited to the F5/F6 mux configurations that were involved in this example.)

This will be fixed in 4.2i Service Pack 1, which is currently scheduled for release in March, 2002.

Meanwhile, this problem can be avoided if all RPM macros are constructed so that the X0Y0 slice is used.
AR# 13684
Date Created 01/23/2002
Last Updated 08/20/2003
Status Archive
Type General Article