We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13732

*Obsolete* 4.1i Virtex-II BitGen - Duty cycles of HSTL, GTL, and SSTL output standards have been improved


Keywords: Virtex-II, BitGen, HSTL, GTL, SSTL, duty cycle

Urgency: Standard

General Description:
The programming of output standards HSTL, GTL and SSTL has changed slightly to improve the duty cycle of these standards. The changes apply primarily to the slew settings, with the exception of "HSTL_I".

There are also separate entries for the HSTL 1.8V standards -- these slew settings are no longer the same as those of their 1.5V counterparts.


This problem is fixed in the latest 4.2i Service Pack, available at:
The first service pack containing the fix is 4.2i Service Pack 1.
AR# 13732
Date Created 08/29/2007
Last Updated 09/26/2005
Status Archive