UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13780

4.1 Project Navigator - Large designs take a long time to open or process

Description

Keywords: Project Navigator, parse, synthesis, XFLOW, hang, large, Verilog, VHDL, JHDPARSE, ISE

Urgency: Standard

General Description:
When I open a large design (such as one created using System Generator), Project Navigator is slow to open/appears to hang. The HDL parser (JHDPARSE) takes a long time to determine the hierarchy of large designs.

If the available memory is exceeded during the parsing process, Project Navigator crashes.

Solution

The HDL parse requires a large software overhead. To work around this, synthesize the design outside the ISE flow, using XFLOW or a third-party synthesis tool.

For instructions on synthesizing using XST with XFLOW, please see:

- (Xilinx Answer 10579): "How do I allow XFLOW to invoke XST to synthesize HDL designs?"
- Chapter 20 ("XFLOW") of the Development System Reference Guide:
http://toolbox.xilinx.com/docsan/xilinx4/data/docs/dev/xflow.html

For information on supported third-party synthesis flows, please see:
http://toolbox.xilinx.com/docsan/xilinx4/data/docs/xug/flow5.html

The netlist may then be implemented using the ISE netlist flow.

This issue has been addressed in the 5.1i software, and parsing time has improved significantly.
AR# 13780
Date Created 02/04/2002
Last Updated 08/12/2003
Status Archive
Type General Article