We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13851

5.1i Timing Analyzer/TRCE (Trace) - More timing items/paths are now analyzed than in previous versions (tshckof5)


General Description:

In designs that I created before using 4.1i Service Pack 3, fewer paths were analyzed. What changed in 4.1i Service Pack 3 that created these extra paths? Can I turn them off?


The timing parameter "tshckof5" was enabled in 4.1i Service Pack 3. This parameter is a synchronous point that begins at a distributed RAM slice. It represents the data presented to the output of a distributed RAM after a synchronous write. Previously, only asynchronous paths through the distributed RAM were analyzed.

To disable these paths, simply use normal TIG constraint methods.

Alternatively, the "tshckof5" delay parameter can be turned off with the following UCF constraint:


NOTE: This will turn off all paths that contain this delay parameter.

AR# 13851
Date Created 08/29/2007
Last Updated 01/18/2010
Status Archive
Type General Article