We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1393

XEPLD Optimize: Unexpected error: epldinst.cc:40


When attempting to Implement a CPLD design in the
Design Manager/Flow Engine, the following error occurs:

Reading <design>.xff
Unexpected error detected.
Please report to Xilinx with reference:

This may be caused by an illegal connection in the design.

For example, the following configuration has been seen to cause
this error:

internal signal----

This would be illegal since an OBUF cannot drive internal logic.


Check the schematic for illegal connections.
AR# 1393
Date Created 08/31/2007
Last Updated 10/07/2008
Status Archive
Type General Article