We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13955

4.2i XST - As of 4.2i, XST supports while loop statements in VHDL


Keywords: loop, while, XST, 4.2i, VHDL, language, syntax

Urgency: Standard

General Description:
As of the 4.2i software release, XST supports while loop statements in VHDL. This is illustrated below:


while count < 16 loop
count <= count + 1;
end loop;
AR# 13955
Date Created 02/25/2002
Last Updated 08/06/2003
Status Archive
Type General Article