We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13956

4.2i CoolRunner-II CPLDFit - The VREF pin placement algorithm has been updated


Keywords: 4.2i, CoolRunner-II, VREF, pin location

Urgency: Standard

General Description:
The VREF pin placement algorithm has been updated due to new device characterization.


This is update is contained in the latest 4.2i Service Pack, available at:
The first service pack containing the fix is 4.2i Service Pack 1.
AR# 13956
Date Created 02/25/2002
Last Updated 08/04/2003
Status Archive
Type General Article