UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 13957

4.2i CoolRunner-II TAEngine - Clock divider and Dual-Edge triggered Register timing values are not reflected in the timing report

Description

Keywords: 4.2i, CoolRunner-II, timing

Urgency: Standard

General Description:
The delays given in the timing report do not seem to reflect the usage of the clock divider or the dual-edge function of certain registers.

Solution

1

This problem is fixed in the latest 4.2i Service Pack, available at:
http://support.xilinx.com/support/techsup/sw_updates
The first service pack containing the fix is 4.2i Service Pack 1.

2

This problem is fixed in the latest 4.2i Service Pack, available at:
http://support.xilinx.com/support/techsup/sw_updates
The first service pack containing the fix is 4.2i Service Pack 1.
AR# 13957
Date Created 02/25/2002
Last Updated 08/04/2003
Status Archive
Type General Article