UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14045

XST - "ERROR:HDLParsers:162 - file_name Line xx. Read symbol xx, expecting 'x'."

Description

General Description:

XST issues the following error for VHDL or Verilog for any type of syntax error:

"ERROR:HDLParsers:162 - file_name Line xx. Read symbol xx, expecting 'x'."

Solution

To resolve this problem, go to the line number listed in the error and double-check the VHDL/Verilog to ensure that the proper syntax is being used. The most common syntax error is a missing semicolon at the end of a VHDL/Verilog line.

AR# 14045
Date Created 08/29/2007
Last Updated 12/15/2012
Status Active
Type General Article