UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14064

4.2i PAR - Virtex-II Pro routing issues result in large clock skew

Description

Keywords: skew, clock, routing

Urgency: Hot

General Description:
When I route clocks in a Virtex-II Pro design, a large clock skew results.

Solution

1

You may work around this issue in two ways:

1. Relax the timing constraints that are applied to the design.

2. Set the PAR router iterations to "1".

2

This problem is fixed in the latest 4.2i Service Pack, available at:
http://support.xilinx.com/support/techsup/sw_updates
The first service pack containing the fix is 4.2i Service Pack 2.
AR# 14064
Date Created 08/29/2007
Last Updated 10/23/2008
Status Archive
Type General Article