UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14358

SYNPLIFY 7.1 - How do I pass the new STEPPING attribute through HDL in Synplify?

Description

Keywords: multiplier, step, config, stepping, Virtex, II, Virtex-II

Urgency: Standard

General Description:
How do I pass the new STEPPING attribute that will access the enhanced multiplier speed?

Solution

Select the "stepping" speed grade for the Virtex-II part, then add the following to your HDL code:

VHDL:

library ieee;
library synplify;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use synplify.attributes.all;

entity mult_test is
port ( <port_list>);

attribute xc_props of mult_test : entity is "CONFIG STEPPING=1";
end entity;
:
:


Verilog:

module mult_test (<port_list>) /*synthesis xc_props="CONFIG STEPPING=1"*/;

:
:

endmodule

For more information about the STEPPING attribute, please see (Xilinx Answer 14339).
AR# 14358
Date Created 03/28/2002
Last Updated 10/15/2002
Status Archive
Type General Article