UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14386

XST- A design does not fit a CPLD when I synthesize with XST, but it fits easily with another synthesis tool

Description

General Description: 

When I synthesize a design with XST, the design does not fit the device, even with an exhaustive fitting mode. However, when I synthesize the design with another synthesis tool, it fits easily into the targeted device.

Solution

Different synthesis tools yield different results. Carefully consider selecting or deselecting synthesis options. 

 

Access the synthesis options as follows: 

1. Right-click the "Synthesize" process. 

2. Select "Properties.... The following three tabs appear: 

Synthesis Options 

HDL Options 

Xilinx-Specific Options 

 

No single "good" switch will force your design to fit. Although the default options provide the best general results, you might get better results by selecting or deselecting some of the options listed in the tabs.

AR# 14386
Date Created 08/29/2007
Last Updated 05/14/2014
Status Archive
Type General Article