We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14411

4.2is1 ECS - "ERROR:HDLParsers: 1311 - <file_name.vhf> line <xx>. Parameter o of mode..."


Keywords: ECS, macro, FMAP, AND8, AND, OR8, OR, HDLParser

Urgency: Standard

General Description:
When I run "Check Design Rules" from ISE for a schematic design with a macro that contains FMAP (i.e., "OR8", "OR12", "AND8", etc.), the following error is reported:

"ERROR:HDLParsers:1411 - <file_name.vhf> Line <xx>. Parameter o of mode out can not be associated with a formal port of mode in."



The source of the problem is that the port polarity of output port "o" of the last-stage primitive of the macro (e.g., the last-stage primitive of the macro AND8 is AND2) conflicts with port polarity "o" of the FMAP.

This problem is fixed in the latest 4.2i Service Pack, available at:
The first service pack containing the fix is 4.2i Service Pack 3.


You may also work around this problem by following these steps:

- Push into the macro/symbol in ECS.
- Delete the output port from the last-stage primitive (e.g., AND2 for the macro AND8).
- Connect a net to the output of AND2 and name it "temp", which will connect to the "o" of the FMAP (this will also change the "o" net of the FMAP to "temp").
- Connect the net "temp" of AND2 to the input of a BUF.
- Connect the output of the BUF to an output port (name it "o").
- Save the changes
- Return to the ISE GUI and launch "Check Design Rules".
- The error is now gone, and the problem is resolved.

Please note that the changes made to the macro are permanent.
AR# 14411
Date Created 04/04/2002
Last Updated 08/12/2003
Status Archive
Type General Article