We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14488

3.6 FPGA Express - The I/O STANDARD and DRIVE Strength constraints are not being saved in the FPGA Express CST Editor


Keywords: FPGA, Express, constraint, editor, CST, file

Urgency: Standard

General Description:
When I open the FPGA Express CST Editor through Project Navigator, any changes made to the I/O Standard and Drive columns in the Ports tab are not saved. (All other columns work successfully.) This appears to be specific to Project Navigator, as the process works in FPGA Express stand-alone mode.


This problem is fixed in the latest 4.2i Service Pack, available at:
The first service pack containing the fix is 4.2i Service Pack 2.

Please download and install the FPGA Express version that is available with Service Pack 2.
AR# 14488
Date Created 04/15/2002
Last Updated 08/11/2003
Status Archive
Type General Article