UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14495

3.1isp8 HDLE- I cannot create a schematic symbol from VHDL code; the "create Macro" option is greyed out

Description

Keywords: Foundation, ALDEC, 3.1, create, macro, schematic, VHDL, project, symbol, HDLE

Urgency: Standard.

General Description:
I have created a new schematic project in the Foundation ALDEC Software tool. I then add a VHDL source file in my project using the "Add Source File(s)" function in the Project Manager window.

The code synthesizes successfully, but when I attempt to create a symbol to add the module in my schematic, the "Create Macro" option in the HDL Editor is greyed out and I cannot use it.

Solution

To resolve this problem, copy and paste your VHDL source file into the new project directory that was created by the tool. Then, re-synthesize the VHDL file.
AR# 14495
Date Created 04/16/2002
Last Updated 12/11/2006
Status Archive
Type General Article