We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14506

5.1i PACE - PACE is not reading the constraints from my VHDL/Verilog/NCF source code


Keyword: PACE, constraints, read, show, NCF, source, VHDL, Verilog

Urgency: Standards

General Description:
I have entered design constraints in my source code and/or NCF file, but PACE is not reading the constraints.


Currently, PACE is only able to read constraints from the UCF file. PACE does not read constraints passed on from NGD file, which contain constraints entered either from source code or the NCF file.
AR# 14506
Date Created 04/17/2002
Last Updated 03/06/2005
Status Archive
Type General Article