UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14533

Parallel Cable IV - How do I connect the VREF and VTST pins on the PCIV cable to my board?

Description

General Description:

How do I connect the VREF and VTST pins on the PCIV cable to my board?

Solution

VREF

The Parallel Cable IV uses the VREF pin as a reference voltage for the target device -- it determines the voltage level at which the PCIV cable will drive its outputs. To determine the correct voltage level for VREF, review the DC switching thresholds for all devices in the chain and set VREF at a voltage level that will satisfy the VIHmin requirement of all inputs without exceeding the maximum input voltage of any device. Most JTAG chains are driven at either 5V, 3.3V, or 2.5V.

NOTE: Most Xilinx FPGA devices contain VREF pins. These VREF pins have nothing to do with the PCIV cable VREF pins, and the two should not be connected.

VTST

The VTST is provided for future testing functionality, and it should not be connected to anything on the target board.

AR# 14533
Date Created 08/29/2007
Last Updated 12/15/2012
Status Active
Type General Article