UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14652

PowerPC/MicroBlaze - Where do I find information regarding Endianness and bit-naming conventions for Virtex-II Pro/MicroBlaze?

Description

Where do I find information regarding Endianness and bit-naming conventions for Power PC/MicroBlaze?

Solution

PowerPC and MicroBlaze utilize IBM's CoreConnect architecture, which specifies a bus and register bit-naming convention in which the name of the most significant bit (MSB) incorporates the numeral "0", and the name of the least significant bit (LSB) incorporates "N-1" for an N-bit vector:

MSB........LSB

(Bit 0)......(Bit N-1)

For more information, please refer to PowerPC Processor or MicroBlaze reference guide, "ppc440x5_um", "ppc_ref_guide" and "mb_ref_guide" in the EDK/doc repository or on the Xilinx Embedded Processing website.

http://www.xilinx.com/products/design_resources/proc_central/

AR# 14652
Date Created 08/29/2007
Last Updated 12/15/2012
Status Active
Type General Article