UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14684

5.1i CORE Generator - XST synthesis fails, reporting "ERROR: SimGenerator: Failure of Sim to implement customization parameters core decode_810"

Description

Keywords: COREGen, XST, 8b/10b, Encoder, Decoder, CAM, NGC

Urgency: Standard

General Description:
When I attempt to generate an XST-based core (8b/10b Decoder/Encoder, CAM v3) in a project that contains white space in the path or project name, XST synthesis fails and the following errors are reported:

"Elaborating the module...
Synthesis failed.
ERROR: SimGenerator: Failure of Sim to implement customization parameters core decode_810.
ERROR: Did not generate EDIF implementation netlist (.EDN) file for core <decode_810>."

Solution

Although the 3.1i, 4.1i, 4.2i, and 5.1i versions of CORE Generator for the PC allow white spaces in the project path and project name, the XST tool (which is running behind CORE Generator) does not.

To avoid these errors, remove any white spaces from the project path and project name.
AR# 14684
Date Created 08/29/2007
Last Updated 03/04/2008
Status Archive
Type General Article