We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14750

4.2i Timing/TRCE/Speed files - Virtex-II timing analysis does not analyze paths through the CE to the "Q" pins through latches


Keywords: TRCE, Timing, Analyzer, Virtex-II, latch, speed file, speedfile

Urgency: Standard

General Description:
Timing analysis does not include the paths through the CE to the "Q" pins of latches in Virtex-II.


This problem is fixed in the latest 4.2i Service Pack, available at:
The first service pack containing the fix is 4.2i Service Pack 3.
AR# 14750
Date Created 05/23/2002
Last Updated 08/12/2003
Status Archive
Type General Article