We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14781

v2.0 CORE Generator Gigabit Ethernet MAC - Which features are optional, and which are configurable?


General Description: 

In v2.0 of the GEMAC core, which features are optional and which are configurable?


The following features may be activated via the configuration registers in the core after a power-up or reset of the FPGA: 


- Jumbo Frames 

- VLAN Frames 

- Receiver Block Operation 

- Half or Full Duplex Operation 

- In-Band FCS (Frame Check Sequence) 

- Interframe Gap Programming  

- Transmitter Block Operation  

- Flow Control 

- MII Management 


The availability of the following features depends upon the netlist configuration that was downloaded from the web site: 



- GMII Interface 


To remove the logic associated with the following "optional" features, you must request that a special version of the core be built: 


- Statistics 

- Host Interface + MII Management (currently linked together) 

- Half Duplex Logic

AR# 14781
Date Created 08/29/2007
Last Updated 05/14/2014
Status Archive
Type General Article