We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14805

4.2i sp3 Timing Analyzer/TRCE/Virtex-II - The DCM PSDONE clock-to-out timing is now relative to PSCLK (rather than CLKIN)


General Description:

Previously, the clock-to-out time of the variable phase shift status signal "PSDONE" was relative to the CLKIN input of the DCM. It is now relative to PSCLK.


To include this change in the report, regenerate the timing report using TRCE or Timing Analyzer. Note that PSDONE will take multiple clock cycles to become asserted after PSCLK.

This problem is fixed in the latest 4.2i Service Pack, available at:

The first service pack containing the fix is 4.2i Service Pack 3.

AR# 14805
Date Created 08/29/2007
Last Updated 01/18/2010
Status Archive
Type General Article