We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14833

5.2i CORE Generator - Async FIFO v4.0 : Empty flag fails to go high using VCS simulator


Urgency: Hot 


General Description: 

When simulating Async FIFO v4.0 using VCS, the Empty flag may fail to go high even when the FIFO is empty. ModelSim and other simulators may show this problem.


This problem has been addressed in Async FIFO v5.1 core, which is available in the 5.2i IP Update 2 (scheduled for the end of March 2003).

AR# 14833
Date Created 08/29/2007
Last Updated 05/14/2014
Status Archive
Type General Article