UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14959

5.1isp1 DCM Wizard - Choosing "Local Routing" for the global buffer does not cause the clock signal to be brought out to the entity port

Description

General Description: 

In the "Clock Buffers" window, if I select "Local Routing" in the "Clock Buffer" column, the DCM Wizard does not bring the clock signal out to the entity.

Solution

This problem is fixed in the latest 5.1i Service Pack, available at: 

http://support.xilinx.com/support/techsup/sw_updates  

The first service pack containing the fix is 5.1i Service Pack 2.  

 

An alternate way of working around this problem is to select "LOWSKEWLINES" instead of "Local Routing". To do this, edit the VHDL/Verilog and comment out the following lines: 

 

VHDL: 

attribute USELOWSKEWLINES : string; 

attribute USELOWSKEWLINES of <signal_name> : signal is ""; 

 

Verilog: 

Remove the "USELOWSKEWLINES" attribute next to the line started with 

output <signal_name> /* take the attribute out */ ;

AR# 14959
Date Created 08/29/2007
Last Updated 05/08/2014
Status Archive
Type General Article