We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 14962

LogiCORE Ten Gigabit Ethernet MAC v2.0 - Management is not latching the host signals "data_wr", "op", and "address" on MIIM request


Keywords: Ethernet, XGMAC, 10GEMAC, MAC, latch, MIIM, host

Urgency: Hot

General Description:
The signals "data_wr", "op", and "address" are not being latched on a MIIM request.


If you are using earlier versions of the core, you may work around this issue by keeping these values asserted on the Host I/F for the entire duration of the transaction.

This problem is fixed in version 2.1 which can be downloaded by licensed customers from the 10 Gigabit Ethernet MAC lounge.
AR# 14962
Date Created 06/24/2002
Last Updated 11/23/2002
Status Archive
Type General Article