We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15002

5.1i CORE Generator - Why does the Memory Editor fail to set the last address when I create a COE file?


Keywords: address, Memory Editor, COE, ignore, ignored

Urgency: Standard

General Description:
When I create a COE file with the CORE Generator Memory Editor, the last address is ignored. For example, in my 8-depth file, the COE only has 0-6, and not 0-7 as I expected.


The Memory Editor "Configure Values for Address Range..." process works exclusively, not inclusively.

Suppose you create a memory of depth 8, which creates four lines in the memory contents window. If you click the "Configure Values for Address Range..." button, it reports:

Start Address = 0, End Address = 7.
Expected COE = "0, 1, 2, 3, 4, 5, 6, 7;"

When you enter a value and select "OK", memory contents 0 to 6 are set, but the final memory location (7) is not set.
Actual COE = "0, 1, 2, 3, 4, 5, 6;"

The current way to work around this issue is to change the memory depth in the above example by manually editing the COE file that Memory Editor outputs, adding in the value for memory location (7).
Edited COE = "0, 1, 2, 3, 4, 5, 6, 7;"

This will be fixed in 5.1i IP Update 1.
AR# 15002
Date Created 09/03/2007
Last Updated 03/04/2008
Status Archive
Type General Article