We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15012

5.1i CPLD TAEngine - A PERIOD constraint fails to analyze negative edge-triggered registers


General Description: 

TAEngine does not report timespec violations with respect to negative edge-triggered registers.  


For example, a period constraint of 20 ns with a 50/50 duty cycle has a critical path from regA (positive edge-triggered) to regB (negative edge-triggered) at 11 ns. This should be a violation of the timing constraint; however, this is not reported as a failing path.


This problem is fixed in the latest 5.1i Service Pack, available at:  


The first service pack containing the fix is 5.1i Service Pack 1.

AR# 15012
Date Created 09/03/2007
Last Updated 05/08/2014
Status Archive
Type General Article