We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15023

Packaging - Is there any designation in the markings that shows a package is lead free/RoHS compliant? How do "G" and "V" package designators differ with respect to RoHS? How do I specify RoHS information in ISE or Vivado?


Is there any designation in the markings that shows a package is RoHS compliant/lead free?  

What do the "V" and "G" represent in the package name? 

 How are these packaging differences specified in the Xilinx Design Tools?


To designate a package as RoHS or lead free Xilinx has a Pb-free code in the package name.  

A Pb-free code of "G " or "V " would represent a package that is RoHS compliant.  

There are a few key differences between "G " and "V " type packages:


  • Non-Flip Chip Packages with a "G " Pb-free code are RoHS 6 of 6 compliant.
  • For flip-chip packages only (FF, FB, SB, FL, SF, and BF), a "G " indicates that a package is RoHS 6 of 6 compliant, with Exemption 15 [Lead in solders to complete a viable electrical connection between the semiconductor die and carrier within the integrated circuit].
  • A "V " Pb-free code for Flip-Chip packages indicates that a package is RoHS 6 of 6 compliant without the use of Exemption 15.

The Xilinx software tools currently only show either a Pb package code such as FF (Virtex-6 and Spartan-6 families and earlier), or a Pb-free package code such as FFG or FFV, (7 series and later). 

Vivado 2015.1 and later have both FFG and FFV options for selected 7 series and Zynq-7000 devices that will be available in both package types. 

Contact your salesperson for information on availability of the FFV package type.

Designs targeting a different Pb-free package code can use the one available in the tools, as there are no implementation differences between designs for FF, FFG, or FFV packages.

If only the FF code is available in the tools, use it to implement a design for an FFG package.

Refer to the documentation for specific soldering and thermal characteristics and guidelines for a given package.

For more information on Xilinx Pb-Free and RoHS Compliant Products, go to:


AR# 15023
Date Created 09/03/2007
Last Updated 05/27/2015
Status Active
Type General Article
  • FPGA Device Families
  • CPLD Device Families