UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15078

5.1i PACE - "ERROR:Place:87 - Component "XXX" requiring 3.3V IO standard is locked to site H27. This site falls in bank 7, which does not support 3.3V IO standard..."

Description

Keywords: PACE, Virtex-II Pro, I/O, IO, standard, 3.3V, support, bank

Urgency: Standard

General Description:
After I lock down I/Os in my design and specify the I/O standards with PACE, MAP reports the following errors:

"ERROR:Place:87 - Component check_out requiring 3.3V IO standard is locked to site H27. This site falls in bank 7, which does not support 3.3V IO standard for the device xc2vp20."

"ERROR:Place:87 - Component PORT_ID[0] requiring 3.3V IO standard is locked to site AD20. This site falls in bank 5, which does not support 3.3V IO standard for the device xc2vp20."

Solution

Virtex-II Pro only allows 3.3V I/Os to be placed in designated banks. However, PACE allows 3.3V I/Os to be placed in any bank without issuing an error.

Please see (Xilinx Answer 14965) for more details on Virtex-II Pro banking rules.
AR# 15078
Date Created 07/08/2002
Last Updated 03/06/2005
Status Archive
Type General Article