We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15086

9.1i PrimeTime - The clock path delay for the PrimeTime shift registers ( SRL* ) is reported differently than in TRCE/SDF


The clock path delay for my SRL is reported differently in TRCE than it is in PrimeTime.


We recommend using the delay values from TRCE or Timing Analyzer.

AR# 15086
Date Created 09/03/2007
Last Updated 04/05/2012
Status Archive
Type General Article