We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 15088

5.1i Primetime, XILINX2PRIMETIME - A translation of the MAXDELAY/OFFSET constraint is incorrect


Keywords: Primetime, MAXDELAY, offset

Urgency: Standard

General Description:
When I run the XILINX2PRIMETIME command, the translation of the MAXDELAY and OFFSET constraints is performed incorrectly.


To work around this issue, you must modify the SDC file manually, removing the negative or incorrect values.

An example of the bad SDC is as follows:
set_max_delay -from [all_inputs] -to [all_outputs] -20
set_input_delay -20 -clock "clk" [remove_from_collection [all_inputs] [get_ports {clk}]]
set_output_delay -20 -clock "clk" [all_outputs]

These should appear as:
set_max_delay -from [all_inputs] -to [all_outputs] 20
set_input_delay 0 -clock "clk" [remove_from_collection [all_inputs] [get_ports {clk}]]
set_output_delay 0 -clock "clk" [all_outputs]

This problem is fixed in the latest 5.1i Service Pack, available at:
The first service pack containing the fix is 5.1i Service Pack 1.
AR# 15088
Date Created 07/09/2002
Last Updated 03/06/2005
Status Archive
Type General Article